ethernet

MII signal bug in Xilinx FPGA

8 minute read ax-20-4

MII TX_EN signal goes low just for a clock cycle, which is a bug for MII specifications. This blog post gives some information and shows how the bug is creat...