Getting started to Vitis acceleration flow with Zynq 7000.
Serial data communication over TCP with socat.
MII TX_EN signal goes low just for a clock cycle, which is a bug for MII specifications. This blog post gives some information and shows how the bug is creat...
MIG “init_calib_complete” signal does not go high during simulation